. Abstract-This paper deals with a new control method for Power Factor Correctors. Control is carried out by a standard IC controller for peak current-mode dc-dc converters, with only an additional compensation ramp generator and peak detector. Neither an analog multiplier nor an input voltage sensor is needed to achieve quasi-sinusoidal line waveforms, which makes this method very attractive. The method is similar to the OneCycle Control method, but can be very easily adapted for use with topologies different to the boost converter, i.e. Flyback, Buck-Boost, SEPIC Cuk and Zeta topologies. Moreover, as the line current is cycle-by-cycle controlled, the resulting input current feedback loop is extremely fast, thus allowing the use of this type of control with high frequency lines.
I. INTRODUCTION
Power Factor Correctors (PFCs) are widely used as the first stage in many ac-dc power supply systems, especially if the total power handled by the system is above 75 W. Among the methods proposed to control PFCs [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [17] [18] [19] , the following three are the most popular:
A. Voltage-Follower Control [2] [3] [4] [5] [6] [7] [8] [9] A very simple solution providing an almost sinusoidal (in the case of the boost converter [3] ) or completely sinusoidal (in the case of the flyback family of converters [4] [5] [6] [7] ) line current waveform consists in designing the topology to always operate in the Discontinuous Conduction Mode (DCM) [4] [5] [6] [7] 15] . In this case, only one voltage feedback loop (see Fig. 1a ) is needed [2] [3] [4] [5] [6] [7] [8] [9] . Since only one feedback loop is used to control the converter, and as any conventional switching-mode power supply controller can be used for this purpose, the control circuitry is hence extremely simple. Another advantage of this option is that the output diode does not exhibit reverse recovery problems because it is not conducting any current when the transistor is turned on.
However, this option also has certain drawbacks. For example, the peak value of the current passing through many components (transistor, diode, inductor, input and output filter capacitors, etc.) is about twice as high as in the case of operating in Continuous Conduction Mode (CCM). Consequently, the conduction losses are clearly higher. Even the switching losses when the transistor is turned off are higher than in the case of operating in CCM. [1, 2] The classical method for obtaining a perfectly sinusoidal line waveform consists in using a control strategy based on two feedback loops, one input-current feedback loop and an outputvoltage feedback loop. Furthermore, an analog multiplier must be used in the control circuitry (see Fig. 2 .b). This option means that the converter can work in both modes of operation (DCM and CCM). By designing the converter to operate in CCM at heavy loads, the current stress is clearly lower than in the case of operating in DCM at these loads. Therefore, efficiency is higher using this option. The main disadvantage of this option is the complexity of the control circuitry and its cost. Several controllers can be used for this purpose, but they are not cheap, especially in comparison with standard controllers for switching-mode power supplies. If the converter has to be a very low-cost one, the use of PFC controllers based on an analog multiplier becomes relatively expensive. Finally, the available controllers based on this technique cannot operate above 400 Hz, which means that this method is unsuitable for use in the case of high-frequency lines. [16] [17] [18] The One-Cycle Control (OCC) technique was introduced in [16] for any type of switching converter. This type of control is proposed in [17, 18] to be used in PFCs (see Fig. 1.c) . It is quite simple because it does not need to use an analog multiplier, in spite of being used in PFCs operating in CCM. Moreover, no input voltage sensing is needed using OCC. The implementation of this control method is quite simple in the case of PFCs based on boost converters, because only one signal integrator is needed. It should be noted that the integrator time constant must match the switching period [18, 19] for proper operation. In the case of PFCs based on converters belonging to the flyback family (i.e. buck-boost, SEPIC, Cuk and Zeta), either two matched integrators or a current sensor with an integrator with reset must be used. This fact makes this method less attractive in the case of the flyback family of converters. A new low-cost control strategy for PFCs is presented in this paper. This control strategy is called Voltage-Controlled Compensation Ramp (VCCR) Control. It allows the use of conventional peak current-mode controllers for switchingmode power supply to control PFCs operating in CCM. Thus, both low-cost (due to the controller used) and high efficiency (due to the CCM operation) are achieved. Moreover, input current is cycle-by-cycle controlled. Therefore, the input current feedback loop is extremely fast, thereby allowing this type of control to be used with relatively high frequency lines (clearly above 400Hz). The price to pay for these advantages is the quality of the line waveform, which will be very sinusoidal at full load, but will be less sinusoidal when the load decreases. However, this is not a major problem, since regulations (especially IEC-1000-3-2, [20, 21] ) must be met only at full load and due to the fact that the line waveform maintains a very high Power Factor (PF) under all operating conditions. The implementation of VCCR Control for the case of PFCs based on the boost converter is very similar to the OCC implementation for the same PFC [19] . However, the VCCR control method avoids critical matching between the integrator time constant and the switching period [18, 19] and can be very easily modified for use with PFCs based on the flyback family of converters. Figure 2 shows three controllers for PFCs based on the boost converter. The first one (Fig. 2a) corresponds to the OCC method, whereas the second and the third (Fig. 2b and Fig. 2c) belong to the VCCR type. The main voltage waveforms in Fig.  2a are given in Fig. 3a . As this figure shows, the converter's duty cycle is determined by the instant when the voltage v EAi S R S (i S R S being the voltage across the current sensor) equals the value of the integrator output at that instant [19] . For this method to operate properly, the time constant of the integrator must be equal to the switching period T S , as the peak value of the ramp, v rpeak , must be equal to the control signal, v EA .
B. Analog-Multiplier based Control

C. One-Cycle Control
II. COMPARISON BETWEEN OCC AND VCCR CONTROL
On the other hand, the converter's duty cycle in the circuit shown in Fig. 2b is determined by the instant when the voltage v ramp +i S R S equals the peak value of the ramp, v rpeak (see Fig.  3b ). Therefore, no matching between the time constant of the integrator and the switching period T S is needed. Two implementations are possible to determine v rpeak . The first one is based on the use of a peak detector to calculate v rpeak (Fig.  2b) . The second is based on the fact that the dc component of a linear ramp waveform is always equal to one half its peak value. Consequently, the converter's duty cycle may be obtained by using a very simple RC low-pass filter and by dividing v ramp +i S R S by 2, as is shown in Fig. 2c . It should be noted that the latter implementation can only be used with a linear ramp, whereas the one based on a peak detector can be used with any other type of ramp (e.g. an exponential one). In summary, OCC and VCCR Control are very similar methods. However, the main difference between them is the way of determining the peak value of the ramp waveform, v rpeak . In the case of OCC, the time constant of the integrator must be adjusted to obtain v rpeak = v EA , whereas VCCR Control obtains the value of v rpeak either by a peak detector or by a low-pass filter, but with no any particular matching in the integrator time constant. For conventional dc-dc converters, OCC has the advantage of faster response if v EA undergoes extremely fast variations. However, this advantage disappears when controlling PFCs, since v EA undergoes slow variations due to the bandwidth limitations of the output-voltage feedback loop [1, 2] . Moreover, the implementation of VCCR Control based on a peak detector has the advantage of being suitable for other type of compensation ramps, which will make it possible to use this control method with PFCs based on other types of converters besides the boost converter. Figure 4 .a shows a boost PFC with either OCC or VCCR Control. The control waveforms for this converter operating in CCM are shown in Fig. 3 . These waveforms can be synthesized in the waveforms given in Fig. 4b . If the converter is operating in DCM, the main waveforms become the ones given in Fig. 4c . In both cases, the converter duty cycle d is determined by the control signal v rpeak . The relationship between v EA and v rpeak is:
III. BOOST PFC WITH OCC AND VCCR CONTROL
where k i is the quotient between the integrator time constant and the switching period (k i is 1 in the case of the OCC). From geometric relationships in these waveforms, we can easily obtain:
where i S2 is the value of transistor current just before it stops conducting. The remaining equations needed to study the converter operation depend on the conduction mode.
A. Operation in Continuous Conduction Mode (CCM)
In this case, Faraday's law applied to both the transistor and the diode conduction periods yields:
where i S1 is the value of transistor current when it starts conducting, f S is the switching frequency (f S =1/T S ), v g is the input voltage and V O is the output voltage. From (2)- (4), we can easily obtain:
The value of the average inductor (and line) current i gav is:
.
and from (5)- (7), we can obtain: then i gav and v g will be proportional, performing ideal power factor correction. Figure 4 .c shows the same waveforms as those shown in Fig.  4 .b, though now with the converter operating in DCM. In this case, i S1 is always zero and (3) and (4) become:
B. Operation in Discontinuous Conduction Mode (DCM)
From (2) and (10), we can obtain:
The value of i gav is, in this case:
and from (10)- (13), we finally obtain: 
C. Boundary between both conduction modes
The value of i S1 is given by (6) in CCM, whereas it is equal to zero in DCM. Therefore, (6) must be equal to zero just on the boundary between both modes, That is:
where v rpeak_crit is the value of v rpeak that determines the boundary between modes. A dimensionless parameter K will be used to study the boundaries between CCM and DCM:
where V gP is the peak value of the line voltage:
Moreover, we shall define another dimensionless parameter M as follows:
From (15)- (18), we can define the boundary value of K:
K crit has different values depending on the line angle. Hence, its maximum and minimum values are, respectively:
Therefore, three operation modes are possible: a) Always in CCM, if K> K crit_max . b) In both modes (depending on the line angle), if K crit_max > K > K crit_min . c) Always in DCM, if K crit_min > K. It should be noted that the converter will pass through these three modes in many standard designs, from heavy load (always CCM) to light load (always DCM). Figure 5 shows line current waveforms for different design and load conditions, whereas the PF and the Total Harmonic Distortion (THD) are given in Fig. 6 . Figure 7 shows the use of a standard peak current mode controller to implement VCCR Control in a boost PFC. The ramp voltage v ramp is generated by the integrator block. It has a peak value, v rpeak , which is determined by the voltage v EA (output of the error amplifier placed in the output voltage feedback loop). This voltage-controlled ramp is used as a compensation ramp, as in any standard peak current-mode control. The proposed control method has accordingly been called Voltage-Controlled Compensation Ramp (VCCR). The peak value of the voltage controlled ramp, v rpeak , is obtained directly with a peak detector. As the circuit actually calculates 0.5(i S R S +v ramp ) instead of i S R S +v ramp , v rpeak must be divided by 2 to operate properly (the resistor divider make up of resistors R 2 performs this function).
D. Implementation of the VCCR Control
The implementation of this control with a low-pass filter can be easily carried out by substituting the peak detector for a low-pass filter and removing the resistor divider (resistors R 2 ), as in Fig 2c. Figure 8 shows a flyback PFC with VCCR Control. The analysis carried out here for this converter is also valid for SEPIC, Cuk and Zeta PFCs. In these cases, (3) is also valid and (4) and (7) and from (2), (3), (22) and (23), we can obtain:
IV. THE FLYBACK FAMILY OF PFCS WITH VCCR CONTROL
A. Operation in Continuous Conduction Mode (CCM)
( ) ⎥ ⎦ ⎤ ⎢ ⎣ ⎡ − + = S O S rpeak 2 g O O g gav nLf 2 V R v nv V V nv i (24).
B. Operation in Discontinuous Conduction Mode (DCM)
In the case of the flyback family of converters in DCM, (10) is also valid and (13) becomes:
From (2), (3) and (25) we can obtain: 
C. Boundary between both conduction modes
The value of i S1 for this converter in CCM can be easily obtained from (2) , (3) The values of v rpeak_crit and K crit will thus be: However, examination of these waveforms shows that the main difference between them and a perfect sinusoidal waveform occurs just near the zero crossing, the waveform obtained being higher than the sinusoidal. This means that the duty cycle value obtained with VCCR Control and a linear ramp is excessive and a less distorted waveform could be obtained if the duty cycle were lower. A lower duty cycle near the zero crossing can be easily obtained if the linear ramp is substituted by an exponential ramp. 
D.
VCCR Control with an exponential ramp The line current waveforms obtained in the case of the flyback family of converters (Fig.9a) can be improved if an exponential ramp is used instead of a linear one (Fig. 10) . In this case, (2) The limits between CCM and DCM can be found from (32):
This equation can be rewritten as follows:
The maximum value of K crit is:
Therefore, the PFC operates in CCM for the entire line angle if K >K crit_max . Figure 11a shows the waveforms in CCM for several values of µ and the same design conditions (M/n=0.7, K=2K crit_max ), whereas the THD for different values of M/n and µ are given in Fig. 11 .b (in this case, K=2K crit_max as well). The value of µ which optimizes the THD for any design case was obtained using a Mathcad spreadsheet. The results are shown in Fig. 12a . Finally, the line waveform with the right choice of µ for the above mentioned case (M/n=0.7, K=2K crit_max ) is given in Fig. 12b . As this figure shows, if µ=5.304, then the line current is almost sinusoidal.
V. EXPERIMENTAL RESULTS
Two prototypes of PFCs controlled by the proposed method were built and tested.
Boost case: The control was implemented using an IC UC3824, which is a controller for peak current-mode dc-dc converters. Some low cost external elements (as shown in Fig.  7 ) were added to complete the overall controller. Moreover, some additional bias voltages (not shown in Fig. 7) were used to allow the use of the aforementioned IC. The main characteristics of this converter are: v g RMS = 110V, V O = 200V, P O = 250W. Figure 13 shows the main results obtained at full load and different line frequencies (from 60Hz to 1kHz), whereas Fig. 14 shows the waveforms at 60 Hz for different load conditions. As these figures show, the power factor is very high in all operating conditions. Flyback case: The main characteristics of this converter are: v g RMS = 110V, V O = 12V, P O = 50W. Figure 15 shows the results obtained at full load for different line frequencies.
VI. CONCLUSION
A new method for implementing One-Cycle Control in PFCs has been presented in this paper. The method is based on the use of standard controllers for peak current-mode converters, employing neither an analog multiplier nor an input voltage sensor. This implementation can be easily adapted for use with the flyback family of converters by using an exponential, instead of a linear, ramp. Moreover, the input current feedback loop is extremely fast, thus allowing this type of control to be used with relatively high frequency lines. The experimental results show PFs higher than 0.98 at 1000 Hz. Furthermore, a high PF is maintained at light load (0.969 at one-tenth of the maximum output power).
